## **UTILITY PATENT APPLICATION TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b)

Attorney Docket No.

042390.P1674D2

First Named Inventor or Application Identifier \_\_ Jack D. Pippin

Express Mail Label No. EL609099499US

ADDRESS TO:

APPLICATION ELEMENTS

**Assistant Commissioner for Patents** 

**Box Patent Application** Washington, D. C. 20231

See	MPEP ch	napter 600 concerning utility patent application contents.					
1.	_X	Fee Transmittal Form (Submit an original, and a duplicate for fee processing)					
2.	<u>X</u>	Specification (Total Pages35) (preferred arrangement set forth below) - Descriptive Title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claims - Abstract of the Disclosure					
3.	<u>X</u>	Drawings(s) (35 USC 113) (Total Sheets 11)					
4.	<u>X</u>	Oath or Declaration/Power of Attorney (Total Pages <u>5</u> )					
		a. X Newly Executed (Original or Copy)					
b Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below							
		i. DELETIONS OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).					
5.		Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.					
6.		Microfiche Computer Program (Appendix)					
7.	(if applica	Nucleotide and/or Amino Acid Sequence Submission cable, all necessary)  Computer Readable Copy Paper Copy (identical to computer copy) Statement verifying identity of above copies					

Docket No: 042390.P1674D2

Express Mail Label: EL609099499US

	ACCOMPANYING APPLICATION PARTS
8.	x Assignment Papers (cover sheet & documents(s))
9. 10. 11. 12. 13. 14.	27 CFR 3.73(b) Statement (where there is an assignee) English Translation Document (if applicable)  28 a. Information Disclosure Statement (IDS)/PTO-1449  29 b. Copies of IDS Citations Preliminary Amendment 20 Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 20 a. Small Entity Statement(s) 21 b. Statement filed in prior application, Status still proper and desired 22 Certified Copy of Priority Document(s) (if foreign priority is claimed)  23 OFFR 3.73(b) Statement (where there is an assignee)  24 English Translation Document (IDS)/PTO-1449  25 D. Copies of IDS Citations  26 Preliminary Amendment  27 Return Receipt Postcard (MPEP 503) (Should be specifically itemized)  28 English Translation Document (IDS)/PTO-1449  28 D. Copies of IDS Citations  29 Preliminary Amendment  30 Should be specifically itemized)  31 English Translation Document (IDS)/PTO-1449  32 D. Copies of IDS Citations  33 Preliminary Amendment  34 English Translation Document (IDS)/PTO-1449  35 English Translation Document (IDS)/PTO-1449  36 English Translation Document (IDS)/PTO-1449  37 English Translation Document (IDS)/PTO-1449  38 English Translation Document (IDS)/PTO-1449  39 English Translation Document (IDS)/PTO-1449  40 English Translation Document (IDS)/PTO-1449  41 English Translation Document (IDS)/PTO-1449  42 English Translation Document (IDS)/PTO-1449  43 English Translation Document (IDS)/PTO-1449  44 English Translation Document (IDS)/PTO-1449  45 English Translation Document (IDS)/PTO-1449  46 English Translation Document (IDS)/PTO-1449  46 English Translation Document (IDS)/PTO-1449  47 English Translation Document (IDS)/PTO-1449  48 English Translation Document (IDS)/PTO-1449
17.	If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:  Continuation X Divisional Continuation-in-part (CIP)  of prior application No: _08/660,016
18. X NAM	Gordon R. Lindeen III Reg. No. 33,192  BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
	12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 (303) 740-1980 Telephone (303) 740-6962 Facsimile

EXPRESS MAIL CERTIFICATE OF MALLING

"Express Mail" mailing facel number: ELL 09099	499US
I hereby certify that I am causing this ;	Tive to be
deposited with the United States Postal Servicing	198
Mail Post Office to Addressee* service on the	, `c.cated
sbove and that this paper or fee has been as	nd to the
assistant Commissioner for Patents, Vi	್ಷಾಂಗ್ಯ ಖರ
Lu231.	* .
Nov. 7, 2000	
Name of Person Maling 24	a
Spill 1010 104 1171	00
Signature Da	ate

Docket No: 042390.P1674D2 Express Mail Label: EL609099499US PTO/SB/17(08-00)
Approved for use through 10/31/2002. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

FEE	TRA	NSMIT	<b>TAL</b>	<b>FOR</b>	<b>FY 20</b>	01

	lata if Kma		Т	OTAL AMOUNT OF PAYMENT (\$)	_\$76	88.00			
	lete if Kno ation No.	own.							
Filing	Data Co	ncurrenth	/ Herewi	th					
				ppin					
	Art Unit _			ponit					
Exami	ner Name	Not vet	assigne	d					
Attorn	ey Docket	No. 042	390.P16	74D2					
<u> </u>	OD OF F								
1.	[ X ] The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:								
	Deposit Account Number 02-2666  Deposit Account Name								
	[ X ]	Charge	Any Ad	ditional Fee Required Under 37 CFR 1.	.16 and	1.17			
2.	X	Paymer X_	nt Enclos Check	sed:					
			Money Other	Order					
FEE (	CALCUL	ATION							
1.	BASIC F		<u>EE</u>						
	Entity	Small E							
Fee	Fee	Fee	Fee	Ess Description			Fee Paid		
Code		Code	(\$) 355	Fee Description Utility application filing fee			710.00		
101 106	710 320	201 206	355 160	Design application filing fee			710.00		
107	490	207	245	Plant filing fee					
108	710	208	355	Reissue filing fee					
114	150	214	75	Provisional application filing fee					
1									
					SUBT	OTAL (1)	\$ <u>710.00</u>		
2.	EXTRA	CLAIM F	EES			Fee from			
<b> </b>	-//11/07			Extra Claims		below	Fee Paid		
		<u> </u>			v	10.00	- 19.00		
	Claims	<u>21</u>		- 20** = <u>1</u>	X	<u>18.00</u>	= <u>18.00</u>		
	pendent (		2_	- 3** = <u>0</u>	Х		=		
Multi	iple Depe	ndent	_				<b>=</b>		
				, if greater; For Reissues, see belo	W.				
	<u>Entity</u>	Small I							
Fee	Fee	Fee	Fee	For Depositor					
Code		Code	(\$)	Fee Description					
103	18	203	9	Claims in excess of 20 Independent claims in excess of 3					
102	80 270	202	40 135	Multiple dependent claim, if not paid					
104	270	204 209	40	**Reissue independent claims over o	riginal :	patent			
109 110	80 18	20 <del>9</del> 210	40 9	**Reissue claims in excess of 20 and			nt		
110	10	£ IV	J			BTOTAL (2)			

# FEE CALCULATION (continued)

### 3. ADDITIONAL FEES

Large Entity   Fee   F	3.	ADDITION	NAL FEES	S		
Fee   Fee   Fee   Fee   Fee   Code   (5)	Large	Entity	Small E	ntity		
Code   (\$)						
105 130 205 65 Surcharge - late filing fee or oath					Fee Description	Fee Paid
127   50   227   25   Surcharge - late provisional filing fee or cover sheet   139   130   139   130   Non-English specification   147   2,520   147   2,520   For filing a request for reexamination   Requesting publication of SIR prior to   Examiner action   Examiner action   Examiner action   Examiner action   Exension for response within first month   116   390   216   195   Extension for response within second month   117   890   217   445   Extension for response within fourth month   118   1,990   218   695   Extension for response within first month   128   1,890   228   945   Extension for response within firth month   129   130   220   155   Filing a brief in support of an appeal   120   310   220   155   Filing a brief in support of an appeal   121   270   221   135   Request for oral hearing   Request for oral hearing   138   1,510   138   1,510   Petition to institute a public use proceeding   141   1,240   241   620   Petition to revive unavoidably abandoned   application   142   1,240   242   620   Utility issue fee (or reissue)   143   440   243   220   Design issue fee   122   130   122   130   Petitions related to provisional applications   126   240   240   Submission of Information Disclosure Stmt   146   710   246   355   For each additional invention to be examined   (see 37 CFR 1.129(b))   149   710   249   355   For each additional invention to be examined   (see 37 CFR 1.129(b))   149   710   279   355   Request for continued Examination of a design   3pplication						
or cover sheet  Non-English specification  147 2,520 147 2,520 For filing a request for reexamination  148 1,840* 113 1,840* Requesting publication of SIR prior to Examiner action  149 110 215 55 Extension for response within first month  150 110 215 55 Extension for response within second month  151 140 215 55 Extension for response within second month  152 1,880 218 945 Extension for response within furth month  153 1,890 217 445 Extension for response within furth month  154 1,890 218 695 Extension for response within furth month  155 Notice of Appeal  150 310 220 155 Filing a brief in support of an appeal  150 310 220 155 Filing a brief in support of an appeal  151 270 221 135 Request for oral hearing  152 1,240 241 620 Petition to revive unavoidably abandoned application  154 1,240 241 620 Petition to revive unintentionally abandoned application  151 240 242 620 Utility issue fee (or reissue)  152 130 122 130 Petitions related to provisional applications  152 240 126 240 240 240 240 240 240 240 240 240 240					Surcharge - late provisional filing fee	
139	127	30	~~ '			
147	130	130	139	130		
112   920*   112   920*   Requesting publication of SIR prior to Examiner action   Requesting publication of SIR after   Examiner action   Requesting publication of SIR after   Examiner action   Requesting publication of SIR after   Examiner action						
Examiner action   113   1,840*   Requesting publication of SIR after   Examiner action   115   110   215   55   Extension for response within first month   117   890   217   445   Extension for response within first month   118   1,390   218   695   Extension for response within first month   128   1,890   228   945   Extension for response within first month   128   1,890   228   945   Extension for response within first month   120   310   219   155   Notice of Appeal   121   270   221   135   Request for oral hearing   121   270   221   135   Request for oral hearing   131   1510   Petition to institute a public use proceeding   140   110   240   55   Petition to revive unavoidably abandoned   application   141   1,240   241   620   Petition to revive unintentionally   abandoned application   144   404   243   220   Design issue fee   144   640   244   300   Petitions to the Commissioner   122   130   122   130   Petitions to the Commissioner   123   50   123   50   Petitions to the Commissioner   124   240   242   240   240   250   Submission of Information Disclosure Stmt   126   240   126   240   Submission of Information Disclosure Stmt   126   240   126   240   Submission of Information Disclosure Stmt   126   240   249   355   For filling a submission after final rejection   (see 37 CFR 1.129(a))   149   710   249   355   For each additional invention to be examined   (see 37 CFR 1.129(b))   169   900   169   900   Request for expedited examination of a design   application   179   710   279   355   Request for Continued Examination of a design   application   179   710   279   355   Request for Expedited examination of a design   application   179   710   279   355   Request for Expedited examination of a design   application   170					Requesting publication of SIR prior to	·
113	112	320	,	020		
Examiner action	412	1 840*	113	1 840*		· · · · · · · · · · · · · · · · · · ·
115	113	1,040		.,		
116   390   216   195   Extension for response within second month   117   890   217   445   Extension for response within third month   118   1,390   218   695   Extension for response within fourth month   128   1,890   228   945   Extension for response within fourth month   128   1,890   228   945   Extension for response within fifth month   129   310   220   155   Filing a brief in support of an appeal   120   310   220   135   Request for oral hearing   121   270   221   135   Request for oral hearing   121   127   124	115	110	215	55		
117						
18						
128					Extension for response within fourth month	
119	i					
120   310   220   155   Filing a brief in support of an appeal   121   270   221   135   Request for oral hearing   138   1,510   138   1,510   Petition to institute a public use proceeding   140   110   240   55   Petition to revive unavoidably abandoned application   141   1,240   241   620   Petition to revive unintentionally   abandoned application   142   1,240   242   620   Utility issue fee (or reissue)   143   440   243   220   Design issue fee   124   130   122   130   Petitions to the Commissioner   123   50   123   50   Petitions related to provisional applications   126   240   126   240   Submission of Information Disclosure Stmt   881   40   881   40   Recording each patent assignment per property (times number of properties)   40.00   146   710   246   355   For filing a submission after final rejection (see 37 CFR 1.129(a))   149   710   249   355   For each additional invention to be examined (see 37 CFR 1.129(b))   179   710   279   355   Request for Continued Examination (RCE)   169   900   169   900   Request for expedited examination of a design application   SUBMITTED BY:   Typed or Printed Name;   Gordon R. Lindeen III   Signature:   July 10   July 20						
121   270   221   135   Request for oral hearing						
138						
140						
141   1,240   241   620   Petition to revive unintentionally abandoned application   142   1,240   242   620   Utility issue fee (or reissue)   143   440   243   220   Design issue fee   124   130   122   130   Petitions to the Commissioner   123   50   123   50   Petitions related to provisional applications   126   240   246   Submission of Information Disclosure Stmt   126   240   126   240   Submission of Information Disclosure Stmt   126   240   Recording each patent assignment per property (times number of properties)   40.00   146   710   246   355   For filling a submission after final rejection (see 37 CFR 1.129(a))   149   710   249   355   For each additional invention to be examined (see 37 CFR 1.129(b))   179   710   279   355   Request for Continued Examination (RCE)   169   900   169   900   Request for expedited examination of a design application   169   900   Request for expedited examination of a design application   179   710   71	1					
141	140	110	2-70	•	· · · · · · · · · · · · · · · · · · ·	
abandoned application  142 1,240 242 620 Utility issue fee (or reissue)  143 440 243 220 Design issue fee  144 600 244 300 Plant issue fee  122 130 122 130 Petitions to the Commissioner  123 50 123 50 Petitions related to provisional applications  126 240 126 240 Submission of Information Disclosure Stmt  127 581 40 581 40 Recording each patent assignment per property (times number of properties)  148 710 246 355 For filing a submission after final rejection (see 37 CFR 1.129(a))  149 710 249 355 For each additional invention to be examined (see 37 CFR 1.129(b))  179 710 279 355 Request for Continued Examination (RCE)  169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  SUBTOTAL (3) \$40.00  *Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. Lindeen III  Signature: Date: 11/2 / QQ	141	1 240	241	620		<u></u>
142	171	1,2-10		0_0		
143	142	1 240	242	620		
144   600   244   300						
122						
123 50 123 50 Petitions related to provisional applications 126 240 126 240 Submission of Information Disclosure Stmt 581 40 581 40 Recording each patent assignment per property (times number of properties)  146 710 246 355 For filing a submission after final rejection (see 37 CFR 1.129(a))  149 710 249 355 For each additional invention to be examined (see 37 CFR 1.129(b))  179 710 279 355 Request for Continued Examination (RCE) 169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  SUBTOTAL (3) \$40.00  SUBMITTED BY:  Typed or Printed Name: Gordon R. Lindeen III  Signature: Date: 11 7 / 00					Petitions to the Commissioner	
126 240 126 240 Submission of Information Disclosure Stmt 581 40 581 40 Recording each patent assignment per property (times number of properties)  146 710 246 355 For filing a submission after final rejection (see 37 CFR 1.129(a))  149 710 249 355 For each additional invention to be examined (see 37 CFR 1.129(b))  179 710 279 355 Request for Continued Examination (RCE) 169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  SUBTOTAL (3) \$40.00  SUBMITTED BY: Typed or Printed Name: Gordon R. Lindeen III  Signature:				50	Petitions related to provisional applications	
581 40 581 40 Recording each patent assignment per property (times number of properties)  146 710 246 355 For filing a submission after final rejection (see 37 CFR 1.129(a))  149 710 249 355 For each additional invention to be examined (see 37 CFR 1.129(b))  179 710 279 355 Request for Continued Examination (RCE)  169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  SUBTOTAL (3) \$40.00  SUBMITTED BY:  Typed or Printed Name: Gordon R. kindeen III  Signature: Date: 1/2 / 00				240		
property (times number of properties)  146 710 246 355 For filing a submission after final rejection (see 37 CFR 1.129(a))  149 710 249 355 For each additional invention to be examined (see 37 CFR 1.129(b))  179 710 279 355 Request for Continued Examination (RCE)  169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  SUBTOTAL (3) \$40.00  *Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. Lindeen III  Signature: Date: 1/2/00					Recording each patent assignment per	
146 710 246 355 For filling a submission after final rejection (see 37 CFR 1.129(a))  149 710 249 355 For each additional invention to be examined (see 37 CFR 1.129(b))  179 710 279 355 Request for Continued Examination (RCE)  169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  *Reduced by Basic Filling Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. kindeen III  Signature: Date: 11 7 / 00	•••					40.00
149 710 249 355 For each additional invention to be examined (see 37 CFR 1.129(b)) 179 710 279 355 Request for Continued Examination (RCE) 169 900 169 900 Request for expedited examination of a design application  Other fee (specify) Other fee (specify)  *Reduced by Basic Filing Fee Paid  SUBMITTED BY: Typed or Printed Name: Gordon R. Lindeen III Signature: Date: 11 7 00	146	710	246	355	For filing a submission after final rejection	
(see 37 CFR 1.129(b))  179 710 279 355 Request for Continued Examination (RCE)  169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  *Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. kindeen III  Signature: Date: 11 7 / 00	440	740	240	255		
179 710 279 355 Request for Continued Examination (RCE) 169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  *Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. Lindeen III  Signature: Date: 11 7/00	149	710	243	333		
169 900 169 900 Request for expedited examination of a design application  Other fee (specify)  Other fee (specify)  *Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. kindeen III  Signature: Date: 11 7 / 00	470	710	270	355	Request for Continued Examination (RCE)	
application  Other fee (specify)  Other fee (specify)  *Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. kindeen III  Signature: Date: 11 (7/00)					Request for expedited examination of a design	
Other fee (specify)  *Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. kindeen III  Signature: Date: 11 7/00	109	900	103	300		
*Reduced by Basic Filing Fee Paid  *Reduced by Basic Filing Fee Paid  *SUBMITTED BY:  Typed or Printed Name: Gordon R. Lindeen III  Signature: Date: 11 7 / 00	Othe	r fee (speci	ify) _			
*Reduced by Basic Filing Fee Paid  *Reduced by Basic Filing Fee Paid  *SUBMITTED BY:  Typed or Printed Name: Gordon R. Lindeen III  Signature: Date: 11 7 / 00	Othe	r fee (speci	ify)			
*Reduced by Basic Filing Fee Paid  SUBMITTED BY:  Typed or Printed Name: Gordon R. kindeen III  Signature: Date: 11 (7/00)		(-1	<i>"</i>			
SUBMITTED BY:  Typed or Printed Name: Gordon R. Łindeen III  Signature: Date: 11 (7/00)		d buy Dani	ia Filipa Ea	o Boid	SUBTOTAL (3)	\$ <u>40.00</u>
Typed or Printed Name: Gordon R. Łindeen III  Signature: Date: 11/7/00	^Rea	iced by Basi	ic riling re	e raiu		
Signature:	SUB	MITTED B	<u>BY</u> :			
Organication — The Control of the Co	Тур	ed or Print	ted Name	Gorg		
Reg. Number: 33,192 Telephone Number: 303-740-1980 ext. 211	Sign	ature:	19	WH W	Willette with	
	Reg	. Number:	33,19	2	Telephone Number:303-740-1980	ext. 211

## UNITED STATES PATENT APPLICATION

#### **FOR**

### TEMPERATURE AVERAGING THERMAL SENSOR APPARATUS AND METHOD

INVENTOR: JACK D. PIPPIN

PREPARED BY:

Blakely, Sokoloff, Taylor & Zafman LLP 12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025-1026 (303) 740-1980

## EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number: <u>EL609099499US</u>	
I hereby certify that I am causing the above-referenced of States Postal Service "Express Mail Post Office to Address this paper or fee has been addressed to the Assistant Comm	see" service on the date indicated below and that
November 7, 2	2000
Date of Depo	osit
April M. Wo	rley
Name of Person Mailing	Correspondence
Signature	11/7/CC Date

TEMPERATURE AVERAGING THERMAL SENSOR APPARATUS AND METHOD

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a division of prior application Serial No. 09/093,988 filed

June 8, 1998 which is a continuation of prior application Serial No. 08/660,016, filed

June 6, 1996, issued as U.S. Patent No. 5,838,578 on November 17, 1998, which is a

continuation of prior application Serial No. 08/124,980, filed September 21, 1993, all

entitled "Method and Apparatus for Programmable Thermal Sensor for an Integrated

Circuit" and all assigned to the assignee of the present application.

FIELD OF THE INVENTION

The present invention relates to thermal sensing, and more specifically to methods

and apparatus for a programmable thermal sensor in an integrated circuit.

ART BACKGROUND

Advances in silicon process technology has lead to the development of

increasingly larger die sizes for integrated circuits. The large dies sizes permit

integration of millions of transistors on a single die. As die sizes for integrated circuits

become larger, the integrated circuits consume more power. In addition, advances in

microprocessor computing require execution of a large number of instructions per

second. To execute more instructions per second, the microprocessor circuits operate at

an increased clock frequency. Therefore, a microprocessor containing over one million

2

Docket No. 042390.P1674D2

Express Mail No. EL609099499US

transistors may consume over 30 watts of power. With large amounts of power being dissipated, cooling becomes a problem.

Typically, integrated circuits and printed circuit boards are cooled by either active or passive cooling devices. A passive cooling device, such as a heat sink mounted onto an integrated circuit, has a limited capacity to dissipate heat. An active cooling device, such as a fan, is used to dissipate larger amounts of heat. Although a fan cooling system dissipates heat, there are several disadvantages associated with such a system.

Traditionally, fans cool integrated circuits by air convection circulated by a fan.

However, when a fan is used in conjunction with a high density multi-chip computer system, a large volume of air is required for cooling thereby necessitating powerful blowers and large ducts. The powerful blowers and large ducts implemented in the computer occupy precious space and are too noisy. The removal of a cover or other casing may result in a disturbance of air flow causing the fan cooling system to fail. In addition, the fan cooling system is made up of mechanical parts that have a mean time between failure (MTBF) specification less than a typical integrated circuit. Furthermore, fan cooling systems introduce noise and vibration into the system.

In addition to cooling systems, thermal sensors are implemented to track the temperature of an integrated circuit or electronic system. Typically, thermal sensors consist of a thermocouple which is directly attached to a heat sink. In more sophisticated thermal sensing systems, a diode and external analog circuitry are used. In operation, the voltage/current characteristics of the diode change depending upon the temperature of the integrated circuit, and the external analog circuitry measures the voltage or current characteristics of the diode. The additional analog circuitry is complex and difficult to

implement. In addition, employing the analog circuitry results in a thermal time delay degrading the accuracy of such a configuration. Moreover, external analog circuitry for sensing the voltage of the diode consumes a larger area than the integrated circuit being sensed. Therefore, it is desirable to provide a thermal sensor which is incorporated into the integrated circuit. In addition, it is desirable to provide a thermal sensor that can provide feedback for an active cooling system. Furthermore, it is desirable to control the temperature of an integrated circuit without the use of a fan. The present invention provides an integrated thermal sensor that detects a threshold temperature so that active cooling of the integrated circuit is accomplished through system control.

Docket No. 042390.P1674D2 Express Mail No. EL609099499US

#### SUMMARY OF THE INVENTION

A programmable thermal sensor is implemented in an integrated circuit. The programmable thermal sensor monitors the temperature of the integrated circuit, and generates an output to indicate that the temperature of the integrated circuit has attained a predetermined threshold temperature. The programmable thermal sensor contains a voltage reference, a programmable V<sub>be</sub>, a current source, and a sense amplifier or comparator. The current source generates a constant current to power the voltage reference and the programmable V<sub>be</sub>. With a constant current source, the voltage reference generates a constant voltage over varying temperatures and power supply voltages. In a preferred embodiment, the voltage reference is generated with a silicon bandgap reference circuit. The constant voltage from the voltage reference is one input to the sense amplifier. The programmable V<sub>be</sub> contains a sensing portion and a multiplier portion. In general, the programmable  $V_{\mbox{\scriptsize be}}$  generates a voltage dependent upon the temperature of the integrated circuit and the value of programmable inputs. The programmable inputs are supplied to the multiplier portion to generate a multiplier value for use in the multiplier portion. The voltage reference is compared with the voltage generated by the programmable  $V_{\text{be}}$  in the sense amplifier. The sense amplifier generates a greater than, less than, signal.

The programmable thermal sensor of the present invention is implemented in a microprocessor. In addition to the programmable thermal sensor, the microprocessor contains a processor unit, an internal register, microprogram and clock circuitry. The processor unit incorporates the functionality of any microprocessor circuit. The clock circuitry generates a system clock for operation of the microprocessor. In general, the

microprogram writes programmable input values to the internal register. The programmable input values correspond to threshold temperatures. The programmable thermal sensor reads the programmable input values, and generates an interrupt when the temperature of the microprocessor reaches the threshold temperature. In a first embodiment, the interrupt is input to the microprogram and the processor unit. In response to an interrupt, the processor unit may take steps to cool the temperature of the microprocessor, and the microprogram programs a new threshold temperature. For example, the processor may turn on a fan or reduce the clock frequency. The new threshold temperature is slightly higher than the current threshold temperature so that the processor unit may further monitor the temperature of the microprocessor.

In a second embodiment of the present invention, the interrupt generated by the programmable thermal sensor is input to external sensor logic. The external sensor logic automatically controls the frequency of the microprocessor. If the temperature of the microprocessor raises, then the clock frequency is decreased. Conversely, if the temperature of the microprocessor drops, then the system clock frequency is increased. In addition to a programmable thermal sensor, the microprocessor contains a fail safe thermal sensor. The fail safe thermal sensor generates an interrupt when detecting that the microprocessor reaches pre-determined threshold temperatures and subsequently halts operation of the system clock. The predetermined threshold temperature is selected below a temperature that causes physical damage to the device. The microprocessor of the present invention is implemented in a computer system. Upon generation of an interrupt in the programmable thermal sensor, a message containing thermal sensing information is generated and displayed to a user of the computer system.

## BRIEF DESCRIPTION OF THE DRAWINGS

The objects, features, and advantages of the present invention will be apparent from the following detailed description of the preferred embodiment of the invention with references to the following drawings.

- FIG. 1 illustrates a block diagram of a programmable thermal sensor configured in accordance with the present invention.
- FIG. 2 illustrates a graph depicting the relationship between the base-emitter voltage  $(V_{be})$  of a bipolar transistor versus the temperature of the supply voltage.
- FIG. 3 illustrates a bandgap reference circuit configured in accordance with the present invention.
- **FIG. 4** illustrates a programmable base to emitter voltage  $(V_{be})$  circuit configured in accordance with the present invention.
- FIG. 5 illustrates a current source, including the bandgap reference circuit, configured in accordance with the present invention.
- **FIG.** 6 illustrates a sense amplifier for the thermal sensor configured in accordance with the present invention.
- FIG. 7 illustrates block diagram of a first embodiment of a microprocessor incorporating a programmable thermal sensor configured in accordance with the present invention.
- FIG. 8 illustrates a flow diagram for a method of controlling the programmable thermal sensor configured in accordance with the present invention.
- FIG. 9 illustrates a block diagram of a second embodiment of a microprocessor incorporating a programmable thermal sensor configured in accordance with the present invention.

FIG. 10 illustrates a block diagram of a microprocessor incorporating a fail safe thermal sensor configured in accordance with the present invention.

**FIG. 11** illustrates a computer system incorporating a microprocessor comprising thermal sensing configured in accordance with the present invention.

### NOTION AND NOMENCLATURE

The detailed descriptions which follow are presented, in part, in terms of algorithms and symbolic representations of operations within a computer system. These algorithmic descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art.

An algorithm is here, and generally, conceived to be a self-consistent sequence of steps leading to a desired result. These steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It proves convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like. It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities.

Further, the manipulations performed are often referred to in terms, such as adding or comparing, which are commonly associated with mental operations performed by a human operator. No such capability of a human operator is necessary, or desirable in most cases, in any of the operations described herein which form part of the present invention; the operations are machine operations. Useful machines for performing the operations of the present invention include general purpose digital computers or other similar devices. In all cases there should be borne in mind the distinction between the method operations in operating a computer and the method of computation itself. The

present invention relates to method steps for operating a computer in processing electrical or other (e.g., mechanical, chemical) physical signals to generate other desired physical signals.

The present invention also relates to apparatus for performing these operations. This apparatus may be specially constructed for the required purposes or it may comprise a general purpose computer as selectively activated or reconfigured by a computer program stored in the computer. The algorithms presented herein are not inherently related to a particular computer or other apparatus. In particular, various general purpose machines may be used with programs written in accordance with the teachings herein, or it may prove more convenient to construct more specialized apparatus to perform the required method steps. The required structure for a variety of these machines will appear from the description given below. Machines which may perform the functions of the present invention include those manufactured by Intel Corporation, as well as other manufacturers of computer systems.

### **DETAILED DESCRIPTION**

Methods and apparatus for thermal sensing in an integrated circuit are disclosed. In the following description, for purposes of explanation, specific nomenclature is set forth to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required to practice the present invention. In other instances, well known circuits and devices are shown in block diagram form to avoid obscuring the present invention unnecessarily.

Referring to FIG. 1, a block diagram of a programmable thermal sensor configured in accordance with the present invention is illustrated. In general, a programmable thermal sensor 100 monitors the temperature of an integrated circuit, and generates an output to indicate that the temperature of the integrated circuit has attained a predetermined threshold temperature. The programmable thermal sensor 100 contains a voltage reference 120, a programmable  $V_{\text{be}}$  110, a current source 140, and a sense amplifier 160. The current source 140 generates a constant current to power the voltage reference 120 and the programmable  $V_{\text{be}}$  110. With a constant current source, the voltage reference 120 generates a constant voltage over varying temperatures and power supply voltages (Vcc). In a preferred embodiment, the voltage reference is generated with a silicon bandgap reference circuit. The constant voltage from the voltage reference 120 is input to the sense amplifier 160. The programmable  $V_{\text{be}}$  110 contains a sensing portion and a multiplier portion. In general, the programmable  $V_{\text{be}}$  110 generates a voltage dependent upon the temperature of the integrated circuit and the value of programmable inputs. The programmable inputs are supplied to the multiplier portion to generate a multiplier value for use in the multiplier portion.

Referring to FIG. 2, a graph depicting the relationship between the base-emitter voltage ( $V_{be}$ ) of a bipolar transistor versus temperature is illustrated. A characteristic curve 200 on the graph of FIG. 2 shows the linear characteristics of the  $V_{be}$  voltage over a temperature range of 70 degrees Fahrenheit (70° F.) to 140° F. In addition, the graph of FIG. 2 shows a relative constant bandgap voltage curve 205 over the specified temperature range. Although the bandgap voltage varies slightly over the temperature range, the variation of the bandgap voltage is negligible compared to the variation of the  $V_{be}$  voltage over the temperature range. As shown by the curve 205 in FIG. 2, the bandgap voltage is equal to approximately 1.3 volts (V). When the  $V_{be}$  voltage equals 1.3 volts, the temperature of the integrated circuit is 100° F. Based on the linear temperature characteristics of the  $V_{be}$  voltage, and the relatively constant bandgap voltage over the temperature range, a thermal sensor is constructed.

For the voltage/temperature characteristics of line 200 shown in FIG. 2, the bandgap voltage equals the  $V_{be}$  voltage when the integrated circuit is at  $100^{\circ}$  F. However, the  $V_{be}$  voltage may be changed to sense additional temperature values in the integrated circuit. By shifting the linear  $V_{be}$  voltage/temperature characteristic curve 200, any number of predetermined threshold temperature values are detected. To shift the voltage/temperature characteristic curve 200, the  $V_{be}$  voltage is multiplied by predetermined values to generate a new voltage for comparison to the bandgap voltage. Specifically, to shift the characteristic curve 200 to sense a voltage less then  $100^{\circ}$  F., the  $V_{be}$  voltage is multiplied by a fraction to generate a new characteristic curve, such as the characteristic curve 210 shown in FIG. 2. The characteristic curve 210 exhibits the same slope as the original characteristic curve 200. However, for the characteristic curve 210,

the  $V_{be}$  voltage is equal to the bandgap voltage when the integrated circuit temperature equals 90° F. Similarly, the  $V_{be}$  voltage may be multiplied by a value greater than 1 to generate a characteristic curve such as the characteristic curve 220 shown in FIG. 2. The characteristic curve 220 also exhibits the same slope as the original characteristic curve 200. However, the characteristic curve 220 intersects the bandgap voltage curve 205 at 120°F. Consequently, any number of threshold temperatures are detectable by multiplying the  $V_{be}$  voltage by a predetermined constant.

Referring to FIG. 3, a bandgap reference circuit configured in accordance with the present invention is illustrated. The bandgap reference circuit 120 is powered from a voltage source, Vcc. The voltage source Vcc is regulated by a current source such that the current source 140 supplies a constant current over a wide range of Vcc voltages. A preferred embodiment of the present invention for the current source 140 is described fully below. The bandgap reference circuit 120 contains three N-P-N bipolar transistors Q1, Q2 and Q3, and three resistive elements R1, R2 and R3. In general, the constant bandgap reference voltage,  $V_{\text{bandgap}}$ , is generated at the collector of N-P-N transistor Q3. The bipolar transistors Q1, Q2 and resistive elements R1, R2 and R3 are provided to compensate for temperature variations in the base to emitter junction voltage (Vbe) of bipolar transistor Q3. Specifically, the resistive element R1 is coupled from the current source 140 to the collector of bipolar transistor Q1. The collector and base of bipolar transistor Q1 are shorted so that Q1 is effectively a P-N junction diode. The base of transistor Q1 and the base of transistor Q2 are coupled together. The resistive element R3 couples the collector of transistor Q2 to the current source 140, and the resistive element R2 couples the emitter of transistor Q2 to ground. In a preferred embodiment of the present invention, the resistive element R1 equals 4800 ohms, the resistive element R2 equals 560 ohms, and the resistive element R3 equals 4800 ohms.

In operation, the voltage at the base of transistors Q1 and Q2 are pulled to the V<sub>bandgap</sub> voltage through the R1 resistance. Therefore, the transistors Q1 and Q2 are biased in the active region, thereby allowing current to flow from the collector to the emitter of transistors Q1 and Q2. The mirrored configuration of transistors Q1 and Q2 tends to drive the base to emitter voltage (V<sub>be</sub>) of transistors Q1 and Q2 equivalent. However, the resistive element R2 increases the resistance at the emitter of transistor Q2, resulting in a greater current density flowing through transistor Q1 than flowing through transistor Q2. As the temperature in the integrated circuit rises, the V<sub>be</sub> of transistor Q2 decreases. In turn, the decrease of V<sub>be</sub> on transistor Q2 causes a decrease in the current density flow through Q2. The decrease in current density through the resistive element R2 also causes a reduction in the current density flowing through the resistive element R3. Because the collector of transistor Q2 is coupled to the base of transistor Q3, a decrease in the current through resistive element R3 results in an increase in the voltage at the base of transistor Q3. Consequently, as the temperature of the integrated circuit rises, the V<sub>be</sub> across transistors Q1, Q2, and Q3 decreases. However, the decrease of V<sub>be</sub> on transistor Q3 is compensated by the increase of voltage at the base of transistor Q3. Therefore, regardless of temperature fluctuations, the V<sub>bandgap</sub> remains at a constant silicon bandgap voltage. For a further explanation of generation of a bandgap reference, including a theoretical derivation, see A. T. Brokaw, A Simple Three-Terminal IC Bandgap Reference, IEEE J. of Solid State Circuits, December, 1974, and Karel E. Kuijk, A Precision Reference Voltage Source, IEEE J. of Solid State Circuits, June 1973. Referring to FIG. 4, a programmable base to emitter voltage ( $V_{be}$ ) circuit configured in accordance with the present invention is illustrated. In a preferred embodiment of the present invention, a temperature varying voltage is generated from the characteristics of a base to emitter junction on a bipolar transistor. In general, the programmable  $V_{be}$  circuit generates an output voltage,  $V_{out}$ , based on the  $V_{be}$  voltage and the value of programmable input voltages  $V_{p1}$ ,  $V_{p2}$  and  $V_{p3}$ . A N-P-N bipolar transistor Q11 shown in FIG. 4 is utilized to generate the  $V_{be}$  reference voltage. As described above, the  $V_{be}$  /temperature characteristic curve may be shifted along the temperature axis to detect a desired threshold temperature. By shifting the  $V_{be}$  /temperature characteristic curve along the temperature axis, a plurality of output voltages representing different threshold temperatures are generated.

To generate the  $V_{out}$  for a particular threshold temperature, a programmable  $V_{be}$  multiplier circuit is utilized. The programmable  $V_{be}$  multiplier circuit contains resistive elements R5, R6, R7, R8, and R9, and metal oxide semiconductor field effect transistors (MOSFET) Q12, Q13, and Q14. In a preferred embodiment, Q12, Q13 and Q14 comprise N-MOS transistors. The drain terminal of transistor Q12 is coupled to a first input on resistive element R7, and the source of transistor Q12 is coupled to a second input on resistive element R7. The transistors Q13 and Q14 are similarly coupled to resistive elements R8 and R9, respectively. Programmable input voltages  $V_{p1}$ ,  $V_{p2}$ , and  $V_{p3}$  are input to the gate of transistors Q12, Q13 and Q14, respectively. The input voltages  $V_{p1}$ ,  $V_{p2}$ , and  $V_{p3}$  control the current flow by selecting either a resistive element or the respective MOS transistor.

In operation, the programmable  $V_{be}$  multiplier circuit outputs a voltage,  $V_{out}$ , comprising a multiple of the base to emitter voltage on bipolar transistor Q11. For purposes of explanation, consider resistive elements R6, R7, R8 and R9 as one resistive element: R6-R9. The resistive element R6-R9 is connected across the base to emitter junction of bipolar transistor Q11. Therefore, the voltage drop across the resistive element R6-R9 is equivalent to  $V_{be}$  of bipolar transistor Q11. The current flowing through resistive element R6-R9 is approximately equal to the current flowing through resistive element R5 minus the current flowing into the base of transistor Q11. Therefore, if the value of resistive element R5 is equal to the value of resistive element R6-R9, the voltage at the collector of transistor Q11 equals  $2V_{be}$ . In general, the  $V_{out}$  voltage is defined by the following equation:

$$V_{out} = V_{R5} + V_{be}$$

$$V_{be} = V_{R6-R9}$$

$$V_{\text{out}} = V_{R5} + V_{R6-R9}$$

Therefore,  $V_{out}$  values greater than  $1V_{be}$  are generated by changing the ratio between resistive element R5 and resistive element R6-R9.

To move the  $V_{be}$  curve 200 shown in FIG. 2 along the temperature axis via the programmable  $V_{be}$  circuit 110, a combination of resistive elements R7, R8 and R9 are selected. To select a combination of resistive elements R7, R8 and R9, the voltages Vp1, Vp2, and Vp3 are applied to the gates of MOS transistors Q13, Q12, and Q14, respectively. The resistive elements R7, R8 and R9 are binary weighed resistors. Each individual resistor R7, R8 and R9 can be shorted through control by Q12, Q13 and Q14 respectively. By selecting resistive elements R7, R8 and R9 as series resistors with

resistive element R6, the voltage V<sub>out</sub> is changed. In a preferred embodiment of the present invention, the resistive element R5 equals 6380, the resistive element R6 equals 5880, the resistive element R7 equals 392, the resistive element R8 equals 787, and the resistive element R9 equals 1568. By setting the resistive elements R5-R9 to the above values and programming the transistors Q13, Q12, and Q14, the voltage V<sub>out</sub> is generated to correspond to specific threshold temperatures. Specifically, Table 1 illustrates the threshold temperatures programmed in response to the input voltages Vp1, Vp2, and Vp3.

TABLE 1

Threshold Temperature Vp1 Vp2 Vp3 (Degrees C.)							
0	0	0	70°				
0	0	1	80°				
0	1	0	90°				
0	1	1	100°				
1	0	0	110°				
1	0	1	120°				
1	1	0	130°				
1	1	11	140°				

Referring to FIG. 5, a current source including the bandgap reference circuit configured in accordance with the present invention is illustrated. The bandgap reference circuit comprises resistors R1, R2, and R3 and bipolar transistors Q1, Q2, Q3 and Q8. The operation of the bandgap reference circuit 120 is described above. However, the bandgap reference circuit of FIG. 5 also incorporates a gain stage with bipolar transistor Q8. In order to incorporate a gain stage, the collector of bipolar transistor Q3 is coupled to the base of bipolar transistor Q8. The constant bandgap reference voltage generated at the collector of bipolar transistor Q8 resulting in

a signal at the emitter of bipolar transistor Q8 containing a silicon bandgap voltage with increased current density. In addition to the bandgap reference circuit, FIG. 5 illustrates a constant current source 140 including a start-up circuit portion. The constant current source 140 comprises a bipolar transistor Q4, P-MOS transistors Q5, Q7 and Q15, and resistor R4. The constant current source 140 stabilizes operation of the thermal sensor of the present invention over a range of Vcc ranges.

In general, the constant current source 140 is derived from the generation of the constant bandgap reference voltage. In operation, the constant bandgap reference voltage, V<sub>bandgap</sub>, is coupled to the base of bipolar transistor Q4. The constant bandgap reference voltage drives the bipolar transistor Q4 to generate a constant current flowing from the collector to the emitter of transistor Q4 and through the resistor R4. The P-MOS transistor Q5 is mirrored with P-MOS transistors Q7 and Q15. The constant current flowing through resistor R4 also flows through P-MOS transistor Q5 and is mirrored through P-MOS transistors Q7 and Q15. In a preferred embodiment, resistive element R4 equals 6020. The P-MOS transistor Q15 provides a constant current source for the programmable V<sub>be</sub> circuit 110. Similarly, P-MOS transistor Q7 provides a constant current source to the bandgap reference circuit 120 through bipolar transistors Q3 and Q8.

The current source and bandgap reference voltage circuit illustrated in FIG. 5 also comprises a start-up circuit. The start-up circuit within the current source is required because the bandgap reference voltage controls the current source which, in turn, controls the bandgap reference voltage. Therefore, an equilibrium between the bandgap reference voltage and the current source circuit is required to ensure the proper operation of the

thermal sensor. The start-up circuit contains P-MOS transistors Q6, Q9 and Q10. The P-MOS transistor Q9 is configured such that the gate is coupled directly to the drain. In this configuration, the P-MOS transistor Q9 operates as a load resistor. In general, the start-up circuit generates a voltage for the bandgap reference voltage circuit during initial power-up of the thermal sensor. Specifically, during an initial power-up of the thermal sensor circuit, transistors Q5, Q7, Q10, and Q15 are biased such that no current flows through the respective devices. Also, during the initial power-up state, the P-MOS transistor Q9 is biased to conduct current thereby supplying a low voltage level to the gate of P-MOS transistor Q6. A low voltage level at the gate of P-MOS transistor Q6 biases the P-MOS transistor Q6 such that current flows from the Vcc to bipolar transistors Q3 and Q8. The P-MOS transistor Q6 biases the base of bipolar transistor Q8 allowing generation of the bandgap reference voltage.

An increase in the bandgap reference voltage driving the base of bipolar transistor Q4 causes current to flow from the emitter of Q4 through resistor R4. As the current density increases through transistors Q5 and Q10, the voltage at the gate of transistor Q6 also increases. The build up of charge at the gate of transistor Q6 is facilitated by a large resistance generated by the load transistor Q9. As the voltage at the gate of P-MOS transistor Q6 raises to the pinch-off threshold voltage of the device, the P-MOS transistor Q6 conducts no current such that current is no longer supplied to bipolar transistors Q3 and Q8. Because of the gain provided at the emitter of bipolar transistor Q8, current continues to increase in the bandgap reference voltage circuit until the collector of bipolar transistor Q3 begins to control the base of bipolar transistor Q8. At this point, the circuit has reached an equilibrium such that the constant bandgap reference voltage generated

supplies a constant voltage to the current source. Also shown in FIG. 5 is a disable P-MOS transistor Q21. The P-MOS transistor Q21 powers down, or disables, the thermal sensor circuit for testing. The P-MOS transistor Q21 is utilized only for disabling, and it is not required to generate the constant current source or the bandgap reference voltage. The P-MOS transistor Q15 isolates the collector of bipolar transistor Q11 on the programmable V<sub>be</sub> circuit from the Vcc on the current source circuit.

Referring to FIG. 6, a sense amplifier for the thermal sensor configured in accordance with the present invention is illustrated. In a preferred embodiment of the present invention, a sense amplifier 160 contains three stages. The first stage and the second stage are identical. The third stage comprises a current buffer 600. The current buffer 600 is illustrated in FIG. 6 as a standard logic inverter. In general, the sense amplifier 160 operates as a comparator circuit. In operation, if the  $V_{bandgap}$  is greater than the  $V_{out}$  voltage, then the output of sense amplifier 160 is a low logic level. Alternatively, if the  $V_{out}$  is greater than the  $V_{bandgap}$  voltage, then the output of sense amplifier 160 is a high logic level. The second stage of sense amplifier 160 generates a voltage gain of signals on lines S1 and S1#. The first stage contains PMOS transistors Q16, Q17 and Q18, and NMOS transistors Q19 and Q20. The transistors Q19 and Q20 are constructed as a current mirror.

The voltage  $V_{out}$  is input to the gate of PMOS transistor Q16, and the voltage  $V_{gap}$  is input to the gate of PMOS transistor Q17. In operation, if the voltage  $V_{out}$  is greater than the  $V_{bandgap}$ , then PMOS transistor Q17 is biased to conduct more current than PMOS transistor Q16. Because a greater current density flows through PMOS transistor Q17 than PMOS transistor Q16, the voltage at line S1 rises and the voltage at line S1#

decreases. The source and gate of NMOS transistor Q19 are connected, and the source/gate connection is controlled by the voltage at S1#. Consequently, when the voltage at line S1# decreases, NMOS transistor Q19 is biased to reduce the current density flow. The voltage on line S1# is input to the gate of PMOS transistor Q18. As the voltage on line S1# decreases, the PMOS transistor Q18 is biased to conduct a greater current density. The increase in current density through transistor Q18 further amplifies the voltage difference between lines S1 and S1#. When the  $V_{be}$  voltage is less than the  $V_{gap}$  voltage, the first stage of the sense amplifier 160 operates in an analogous manner.

The second stage of sense amplifier 160 comprises PMOS transistors Q22, Q23 and Q24, and NMOS transistors Q25 and Q26. The operation of the second stage of the sense amplifier 160 is analogous to the operation of the first stage. In addition, hysteresis is provided for the sense amplifier 160 via a feedback path from the output of sense amplifier 160 to the programmable  $V_{be}$  circuit  $V_{out}$  input of sense amplifier 160. The hysteresis provides a more stable output signal from the sense amplifier 160 such that voltage variations on the inputs of the sense amplifier 160 after generation of a high output voltage level does not cause glitches in the output signal.

For the programmable thermal sensor of the present invention to operate well over process variations, the resistors are constructed to have a width larger than the minimum specification for the resistive value. All bipolar transistors in the programmable thermal sensor contain at least double width emitters. For the MOS transistors, long channel lengths are constructed. The long channel lengths of the MOS transistors help stabilize the programmable thermal sensor as well as provide noise immunity. For the bandgap reference circuit 120, the bipolar transistor Q2 is constructed to be ten times greater in

size than the bipolar transistor Q1. The large size differential between bipolar transistors Q1 and Q2 provides a stable bandgap voltage reference.

Referring to FIG. 7, a first embodiment of a microprocessor incorporating a programmable thermal sensor configured in accordance with the present invention is illustrated. A microprocessor 700 contains, in part, the programmable thermal sensor 100 and a processor unit 705. The processor unit 705 is intended to present a broad category of microprocessor circuits comprising a wide range of microprocessor functions. In general, the programmable thermal sensor 100 is programmed to detect a threshold temperature within the microprocessor 100. If the microprocessor 700 attains the preprogrammed threshold temperature, the programmable thermal sensor 100 generates an interrupt. As described above, the programmable thermal sensor 100 detects the preprogrammed threshold temperature based on the temperature of the integrated circuit at the programmable thermal sensor 100. The temperature across a microprocessor die can vary as much as 8° F. In a preferred embodiment of the present invention, the programmable thermal sensor 100 is located in the middle of the die of microprocessor 700 so as to provide the best thermal sensing. However, placement of the programmable thermal sensor in the middle of the die increases noise in the microprocessor. In an alternative embodiment, several thermal sensors are placed across the microprocessor die. In this configuration, each thermal sensor provides an interrupt when attaining the threshold temperature, and an average temperature is calculated based on the several thermal sensors.

In addition to the programmable thermal sensor 100 and processor unit 705, a microprocessor 700 contains an internal register 735, a read only memory (ROM) 730,

and a phase lock loop (PLL) circuit 720. External to the microprocessor 700 is an external clock 710. The external clock 710 provides a clock signal to the PLL circuit 720. The PLL circuit 720 permits fine tuning and variable frequency adjustment of the input clock signal. Specifically, the PLL circuit 720 receives a value, and increases or decreases the frequency based on the value received. The PLL circuit 720 is intended to represent a broad category of frequency adjustment circuits, which are well known in the art and will not be described further. The output of the PLL circuit 720 is the microprocessor system clock, and is input to the processor unit 705.

The programmable thermal sensor 100 is coupled to the ROM 730 and internal register 735. The ROM 730 contains a microprogram consisting of a plurality of microcode instructions. The operation of the microprogram within the microprocessor 700 is described more fully below. In general, the microprogram 740 writes values representing the threshold temperature in the internal register 735. The internal register 735 stores the threshold temperature values and is coupled to the programmable  $V_{be}$ circuit 110. For example, in a preferred embodiment of the present invention, the Vp1, Vp2 and Vp3 voltage values stored in the internal register 735 are used to program the programmable  $V_{\text{be}}$  circuit 110 in the manner as described above. However, the present invention is not limited to three input voltage values in that any number of values may be stored in the internal register 735 to program any number of threshold temperatures. When the microprocessor 700 attains the threshold temperature, the programmable threshold sensor generates a comparator signal via sense amplifier 160 as described above. The comparison signal is labeled as "interrupt" on FIG. 7. The interrupt is input to the ROM 730 and the processor unit 705.

In response to the interrupt, the microprogram 740 generates new values representing a new threshold temperature. The microprogram writes the new values to the internal register 735. For example, if the programmable thermal sensor generates an interrupt based on a threshold temperature of  $100^{\circ\circ}$  F, then the microprogram may write values to the internal register 735 to represent a threshold temperature of 110 F. In the first embodiment, the processor unit 705 receives the interrupt signal as a standard hardware interrupt input. In response to the interrupt, the processor unit 705 generates a clock control value for the PLL circuit 720. The clock signal value reduces the microprocessor system clock frequency.

If the interrupt is again generated in response to the microprocessor 700 attaining the new threshold temperature value, the microprogram 740 writes a new temperature threshold value to the internal register 735, and the processor unit 705 further reduces the microprocessor system clock frequency. In addition, the processor unit 705 may set a standard timer circuit such that if a pre-determined amount of time elapses, then the processor unit 705 increases the clock frequency. Increasing the clock frequency permits the processor unit 705 to increase performance when the temperature of the microprocessor has decreased. In addition, to detect further decreases in the microprocessor temperature, the microprogram 740 may lower the threshold temperature and the processor unit may further increase the clock frequency. Therefore, the programmable thermal sensor of the present invention is utilized to control the temperature by increasing and decreasing the microprocessor clock frequency.

Referring to FIG. 8, a flow diagram for a method of controlling the programmable thermal sensor configured in accordance with the present invention is

illustrated. The method illustrated in the flow chart of FIG. 8 may be a microprogram such as microprogram 740 stored in ROM 730. Upon initialization of the microprocessor, a first threshold temperature is programmed into the programmable thermal sensor as shown in step 800. Although the present invention is described in conjunction with a microprocessor integrated circuit, one skilled in the art will appreciate that the thermal sensor of the present invention may be incorporated into any integrated circuit. The temperature of the integrated circuit is sensed as shown in step 810. The sensing of the integrated circuit may be performed by the programmable thermal sensor 110 of the present invention. The integrated circuit sensor determines whether the temperature of the integrated circuit equals the first threshold temperature. If the integrated circuit temperature is equal to or greater than the threshold temperature, then the threshold temperature is compared to a critical temperature as shown in step 830.

The critical temperature is defined as the maximum temperature that the integrated circuit may attain before the integrated circuit is physically damaged. If the threshold temperature is equal to the critical temperature, then the integrated circuit is shut down as shown in step 860. Alternatively, if the threshold temperature is less than the critical temperature, then steps are taken to reduce the temperature in the integrated circuit as shown in step 840. For example, in a microprocessor integrated circuit, the microprocessor system clock frequency is reduced. In addition to reducing the system clock frequency, a message to a system user reporting the temperature of the integrated circuit is generated. By informing the user with the temperature information, the user may take steps external to the integrated circuit to facilitate cooling. Next, a new threshold temperature is programmed in the thermal sensor as shown in step 850. The

process continues wherein the thermal sensor senses the integrated circuit temperature to detect if the integrated circuit temperature reaches the new threshold temperature, and based on the threshold temperature set, either shuts down the power to the integrated circuit or executes steps to reduce the temperature.

Referring to FIG. 9, a block diagram of a programmable thermal sensor system configured in accordance with a second embodiment of the present invention is illustrated. A microprocessor 900 comprises, in part, a programmable thermal sensor 110 and a processor unit 905. The programmable thermal sensor 110 is configured as described above. The programmable thermal sensor 110 is connected to a ROM 910 and an internal register 920. The programmable thermal sensor 110 is also coupled to external sensor logic 940. The external sensor logic 940 is coupled to a counter 950 and an active cooling device 955. An external clock 945 is input to a counter 950, and the output of the counter 950 is input to a clock circuit 930. The clock circuit 930 buffers the input clock frequency to generate the microprocessor clock for the processor unit 905. In operation, a microprogram 915, stored in ROM 910, sets the internal register 920 to an initial threshold temperature value. If the temperature of the microprocessor 900 rises to the threshold temperature, an interrupt signal is generated to the external sensor logic

Upon receipt of the interrupt to the external sensor logic 940, the external sensor logic 940 programs a value to the counter 950, and activates the active cooling device 955. The active cooling device 955 may comprise a fan or other heat dissipating device. To activate the active cooling device 955, the external sensor logic 940 generates a signal to turn on the active cooling device 955 by any number of well known methods. The

counter 950 is configured as a frequency divider such that a clock frequency, from the external clock 945, is input. The counter 950 generates a new clock frequency based on the counter value. The programming of a counter, such as counter 950, for use as a frequency divider is well known in the art and will not be described further. As one skilled in the art will recognize, the amount in which the clock frequency may be reduced is a function of the counter selected. The slower clock frequency is input to the clock circuit 930. The clock circuit 930 may perform a variety of functions such as buffering, clock distribution, and phase tuning. The system clock comprises a reduced frequency to facilitate the cooling of the device. In addition to triggering the external sensor logic 940, the programmable thermal sensor also interrupts the microprogram 915. Upon receiving the interrupt, the microprogram 915 programs the internal register 920 to sense a new threshold temperature. If the microprocessor 900 heats up to the new threshold temperature, the external sensor logic 940 is again triggered, and the system clock frequency is further reduced. The configuration illustrated in FIG. 9 provides closed loop control of the microprocessor system clock frequency, thereby automatically reducing the temperature when overheating occurs.

Referring to FIG. 10, a block diagram of a fail safe thermal sensor configured in accordance with the present invention is illustrated. A fail safe thermal sensor 1010 is incorporated into a microprocessor 1000. Although the fail safe thermal sensor 1010 is incorporated into the microprocessor 1000, one skilled in the art will appreciate the fail safe thermal sensor may be incorporated into any integrated circuit. The fail safe thermal sensor 1010 contains a  $V_{be}$  circuit 1012, a bandgap voltage reference circuit 120, a current source 140, and a sense amplifier 160. The bandgap voltage reference circuit

120, the current source 140 and the sense amplifier 160 operate in accordance with the respective circuits described above. The  $V_{be}$  reference circuit 1012 is equivalent to the programmable  $V_{be}$  circuit 110, except that the resistive value ratio is fixed. In the  $V_{be}$  circuit 1012, the output  $V_{be}$  voltage is fixed based on resistive values R5, R6, R7, R8 and R9. In a preferred embodiment of the present invention, the resistive values R5, R6, R7, R8 and R9 are fixed to the critical temperature. Consequently, the fail safe thermal circuit 1010 generates an interrupt when the temperature of the microprocessor 1000 attains the pre-programmed fixed critical temperature.

The output of the fail safe thermal sensor 1010 is connected to stop clock logic 1015. The stop clock logic 1015 is coupled to the microprocessor clock circuit 1020. Upon receipt of the interrupt of the fail safe thermal sensor 1010, the stop clock logic 1015 halts operation of the microprocessor 1000 by inhibiting the microprocessor clock. In addition, the stop clock logic 1015 ensures that the microprocessor 1000 finishes a system cycle completely. The stop clock logic 1015 therefore protects loss of data when an interrupt is generated during a microprocessor clock cycle. A microprocessor clock circuit 1012 may comprise a simple clock oscillator or a more complex and controllable clock generator. The fail safe thermal sensor 1010 prohibits the microprocessor 1000 from attaining a critical temperature, thereby protecting the device without software control.

Referring to FIG. 11, a computer system incorporating a microprocessor comprising thermal sensing configured in accordance with the present invention is illustrated. A computer system 1100 contains a central processing unit (CPU) 1105 incorporating the programmable thermal sensor 100 and the fail safe thermal sensor

1010. In a preferred embodiment, the CPU comprises a compatible Intel microprocessor architecture, manufactured by Intel Corporation, the assignee of the present invention. The computer system 1100 also contains memory 1110 and an I/O interface 1120. The I/O interface 1120 is coupled to an output display 1130 and input devices 1140 and 1145. In addition, I/O interface 1120 is coupled to a mass memory device 1160. The CPU 1105, memory 1110, I/O interface 1120, output device 1130, and input devices 1140 and 1145 are those components typically found in a computer system, and, in fact, the computer system 1100 is intended to represent a broad category of data processing devices. The memory 1110 stores software for operation of the computer system 1100. Specifically, memory 1110 stores, in part, an operating system and an interrupt handler routine for operation in conjunction with the thermal sensor.

Upon generation of an interrupt in the programmable thermal sensor 100 or the fail safe thermal sensor 1010, the interrupt handler routine 1165 is executed. The calling of an interrupt handler routine upon generation of a hardware interrupt in a microprocessor is well-known in the art and will not be described further. In general, the interrupt handler routine 1165 generates a message to the output display 1130. The message informs the user of the computer system 1100 that the microprocessor 1105 has attained the threshold temperature. In response, a user may alter external environmental conditions to facilitate cooling of the CPU 1105. As described above, the CPU 1105 sets a new threshold temperature for the programmable thermal sensor. If the CPU 1105 temperature rises to the new threshold temperature, another interrupt is generated. Again, the interrupt handler routine 1165 is called to generate a message to the user on output display 1130. If the temperature reaches a critical temperature for which the fail safe

thermal sensor is programmed, then the fail safe thermal sensor generates an interrupt to shut down the CPU 1105.

Although the present invention has been described in terms of a preferred embodiment, it will be appreciated that various modifications and alterations might be made by those skilled in the art without departing from the spirit and scope of the invention. The invention should therefore be measured in terms of the claims which follow.

#### **CLAIMS**

#### What is claimed is:

1 1.	An integrated circuit comprising:	
------	-----------------------------------	--

- 2 a plurality of thermal sensors each placed in one of a plurality of different locations
- 3 across the integrated circuit; and
- 4 an averaging mechanism to calculate an average temperature from the plurality of
- 5 sensors.
- 1 2. The integrated circuit of Claim 1 further comprising sense circuitry
- 2 coupled to each of the plurality of thermal sensors to compare a sensed temperature to a
- 3 threshold and to generate an interrupt in response thereto.
- 1 3. The integrated circuit of Claim 1 further comprising a register associated
- 2 with the averaging mechanism to store a threshold temperature value and interrupt logic
- 3 associated with the averaging mechanism to generate an interrupt if the calculated
- 4 average temperature exceeds the threshold temperature.
- 1 4. The integrated circuit of Claim 3 further comprising clock adjustment
- 2 logic to decrease a clock frequency of the integrated circuit in response to an interrupt
- 3 from the interrupt logic indicating that the threshold temperature has been exceeded.
- The integrated circuit of Claim 3 wherein the register is programmable by
- 2 the integrated circuit.
- 1 6. The integrated circuit of claim 5 further comprising threshold adjustment
- 2 logic to program the register to a different threshold temperature in response to an

- 3 interrupt from the interrupt logic indicating that the threshold temperature has been
- 4 exceeded.
- The integrated circuit of claim 6 wherein the threshold adjustment logic is
- 2 further to program the register to a second different threshold temperature in response to
- an interrupt from the interrupt logic indicating that the first different threshold
- 4 temperature has been exceeded.
- 1 8. The integrated circuit of Claim 1 further comprising clock adjustment
- 2 logic to control the temperature of the integrated circuit by increasing and decreasing an
- 3 integrated circuit clock frequency in response to the calculated average temperature.
- 1 9. The integrated circuit of Claim 1 further comprising halt logic to halt
- 2 operation of the integrated circuit in response to the calculated average temperature.
- 1 10. The integrated circuit of Claim 1 further comprising an interrupt handler
- 2 to display information regarding the calculated average temperature to a user of the
- 3 integrated circuit.
- 1 11. The integrated circuit of Claim 1 further comprising interrupt logic to
- 2 generate a first interrupt if the calculated average temperature exceeds a first threshold
- 3 and a second interrupt if the calculated average temperature exceeds a second threshold.
- 1 12. A method comprising:
- 2 sensing temperature at a plurality of different locations across an integrated circuit; and
- 3 calculating an average temperature from the plurality of different sensed temperatures.

- 1 13. The method Claim 12 further comprising comparing each of the plurality
- 2 of sensed temperatures to a threshold generating an interrupt in response thereto.
- 1 14. The method of Claim 12 further comprising storing a threshold
- 2 temperature value in a register and generating an interrupt if the calculated average
- 3 temperature exceeds the stored threshold temperature.
- 1 15. The method of Claim 14 further comprising decreasing a clock frequency
- 2 of the integrated circuit in response to an interrupt indicating that the threshold
- 3 temperature has been exceeded.
- 1 16. The method of claim 14 further comprising programming the register to a
- 2 different threshold temperature in response to an interrupt indicating that the threshold
- 3 temperature has been exceeded.
- 1 The method of claim 16 further comprising programming the register to a
- 2 second different threshold temperature in response to an interrupt indicating that the first
- 3 different threshold temperature has been exceeded.
- 1 18. The method of Claim 12 further comprising controlling the temperature of
- 2 the integrated circuit by increasing and decreasing an integrated circuit clock frequency
- 3 in response to the calculated average temperature.
- 1 19. The method of Claim 12 further comprising halting operation of the
- 2 integrated circuit in response to the calculated average temperature.

- 1 20. The method of Claim 12 further comprising displaying information
- 2 regarding the calculated average temperature to a user of the integrated circuit.
- 1 21. The method of Claim 12 further comprising generating a first interrupt if
- 2 the calculated average temperature exceeds a first threshold and a second interrupt if the
- 3 calculated average temperature exceeds a second threshold.

### **ABSTRACT**

A temperature averaging thermal sensor is implemented in an integrated circuit such as a microprocessor. The temperature averaging thermal sensor monitors the temperature of the integrated circuit in a plurality of different locations across the integrated circuit, calculates an average temperature and generates an output to indicate that the average temperature of the integrated circuit has attained a pre-programmed threshold temperature. In a microprocessor implementation, the microprocessor contains a plurality of thermal sensors each placed in one of a plurality of different locations across the integrated circuit and an averaging mechanism to calculate an average temperature from the plurality of thermal sensors. Sense circuitry reads the programmable input values and generates an interrupt when the temperature of the microprocessor reaches a threshold temperature. In addition to a temperature averaging thermal sensor, the microprocessor contains halt logic that halts operation of the microprocessor when the temperature attains a critical temperature.

Docket No. 042390.P1674D2 Express Mail No. EL609099499US




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8






Figure 9





DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

# (FOR <u>INTEL CORPORATION</u> PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

Attorney's Docket No.: 042390.P1674D2

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

Temperature Averaging Thermal Sensor Apparatus and Method

the specification of which

X is attached hereto.

was filed on \_\_\_\_\_\_ as
United States Application Number \_\_\_\_\_\_
or PCT International Application Number \_\_\_\_\_\_
and was amended on

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	1		Priori <u>Claim</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
I hereby claim the benefit uprovisional application(s) list	inder Title 35, United State sted below:	es Code, Section 119(e) of ar	ny United	States
Application Number	Filing Date			
Application Number	Filing Date			
application(s) listed below is not disclosed in the prior of Title 35, United States C	and, insofar as the subject United States application Code, Section 112, I acknowled to patentability as define a available between the file.	es Code, Section 120 of any let matter of each of the claims in the manner provided by the wledge the duty to disclose a d in Title 37, Code of Federal ing date of the prior application	of this ap e first par II informa Regulatio	oplication ragraph tion ons,
Application Number	Filing Date	Status patented pending	, j, abando	ned
Application Number	Filing Date	Status patented pending	, g, abando	ned

I hereby appoint the persons listed on Appendix A hereto part of this document) as my respective patent attorneys a substitution and revocation, to prosecute this application and Trademark Office connected herewith.	and patent agents, with full power of				
Send correspondence to Gordon R. Lindeen III , BLAKELY, SOKOLOFF, TAYLOR & (Name of Attorney or Agent)  ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct telephone calls to Gordon R. Lindeen III , (303) 740-1980.  (Name of Attorney or Agent)					
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.					
Full Name of Sole/First Inventor <u>Jack D. Pippin</u>					
Inventor's Signature Jack D. Pippin  Residence Portland, Oregon (City, State)	Date <u> </u>				
Residence Portland, Oregon	Citizenship USA (Country)				
Post Office Address 5180 NW 168 <sup>th</sup> Place Portland, OR 97229					
Full Name of Second/Joint Inventor					
Inventor's Signature	Date				
Residence(City, State)	Citizenship(Country)				
Post Office Address					
Full Name of Third/Joint Inventor					
Inventor's Signature					
Residence(City, State)	Citizenship(Country)				

Post Office Address \_\_\_\_\_

#### APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Florin Corie, Reg. No. 46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. P46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813: Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 37,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; Libby N. Ho, Reg. No. P46,774; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; George Brian Leavell, Reg. No. 45,436; Kurt P. Leyendecker, Reg. No. 42,799; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Marina Portnova, Reg. No. P45,750; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42.191; Tom Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; and Justin M. Dillon, Reg. No. 42,486; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Edward R. Brake, Reg. No. 37,784; Ben Burge, Reg. No. 42,372; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg No. 39,973; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Peter Lam, Reg. No. 44,855; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Gene I. Su, Reg. No. 45,140; Calvin E. Wells, Reg. No. P43,256, Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

#### APPENDIX B

## Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
  - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
  - (2) It refutes, or is inconsistent with, a position the applicant takes in:
  - (i) Opposing an argument of unpatentability relied on by the Office, or
  - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
  - (1) Each inventor named in the application;
  - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.